

EAST Search History

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|-------|---------|--|---|------------------|---------|------------------|
| L1 | 285 | (power with ring) same interconnect | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/11 12:23 |
| L2 | 5 | ((("6795957") or ("6785877") or ("6701509") or ("6978434") or ("20040049754"))).PN. | US-PGPUB; USPAT | OR | OFF | 2006/04/11 12:23 |
| S65 | 46569 | power with ring | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/11 12:22 |
| S66 | 110 | S65 and "716"/\$.ccls. | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 08:34 |
| S67 | 2 | power with (line or grid or stripe) same bus and automatic with place with rout\$3 and slot and ((sparse or upper or higher or dens\$4) with area) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:04 |
| S68 | 16635 | power near3 supply with area | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:04 |
| S69 | 123 | power near3 supply with area same slot | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:05 |
| S70 | 2652558 | power near3 supply with area same slot parallel | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:05 |
| S71 | 119 | S69 not S66 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:06 |
| S72 | 0 | automatic with place with rout | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:06 |

EAST Search History

| | | | | | | |
|-----|-------|--|---|----|----|------------------|
| S73 | 998 | automatic with plac\$5 with rout\$3 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:07 |
| S74 | 192 | automatic with plac\$5 with rout\$3 and power near3 supply | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:07 |
| S75 | 188 | S74 not S66 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:40 |
| S76 | 9 | power near3 supply same sparse near3 area | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:43 |
| S77 | 45969 | interconnect and power near3 bus and power nerar3 line and parallel and metal and layer and slot | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:44 |
| S78 | 307 | S77 and "716"/\$.ccls. | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:45 |
| S79 | 416 | S66 S69 S74 S75 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:45 |
| S80 | 286 | S78 not S79 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 10:45 |
| S81 | 269 | S80 and (sparse\$3 or dens\$5 or upper or higher) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S82 | 247 | S81 and (plac\$5 and rout\$5) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/02/02 14:20 |

EAST Search History

| | | | | | | |
|-----|-------|--|---|----|----|------------------|
| S83 | 18 | whitmore\$.xp. and slot | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:01 |
| S84 | 9 | whitmore\$.xp. and sparse | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:01 |
| S85 | 8 | S84 not S83 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:02 |
| S86 | 47207 | power with ring | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S87 | 116 | S86 and "716"/\$.ccls. | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S88 | 128 | power near3 supply with area same slot | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S89 | 200 | automatic with plac\$5 with rout\$3 and power near3 supply | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:09 |
| S90 | 196 | S89 not S87 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S91 | 46823 | interconnect and power near3 bus and power nerar3 line and parallel and metal and layer and slot | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S92 | 318 | S91 and "716"/\$.ccls. | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |

EAST Search History

| | | | | | | |
|-----|-------|--|---|----|-----|------------------|
| S93 | 435 | S87 S88 S89 S90 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S94 | 295 | S92 not S93 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S95 | 278 | S94 and (sparse\$3 or dens\$5 or upper or higher) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:03 |
| S96 | 28727 | power same ((upper or higher) with (layer or metal)) | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:10 |
| S97 | 186 | S96 and "716"/\$.ccls. | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:12 |
| S98 | 3083 | (716/8-14).CCLS. | US-PGPUB; USPAT | OR | OFF | 2006/04/05 15:13 |
| S99 | 100 | S96 and S98 | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2006/04/05 15:13 |

[Sign in](#)[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

lin shi-tron interconnect power

Search

[Advanced Search](#)
[Preferences](#)**Web**Results 1 - 5 of about 6 for **lin shi-tron interconnect power**. (0.71 seconds)**Electrostatic discharge protection circuit - Patent 6864536**

Inventors: **Lin, Shi-Tron**; Chen, Wei-Fan; Lien, Chenhsin; **Lin**, Wan-Yun; ... Source region 208 can be coupled through layer 218 to a second **power** bus, eg, ...
www.freepatentsonline.com/6864536.html - 75k - [Cached](#) - [Similar pages](#)

Interconnect structure of a chip and a configuration method ...

A chip has a **power** bus, a first metal layer and a plurality of internal ... Inventor: **Shi-Tron Lin** Class: 716013000 (USPTO), G06F017/50 (Intl Class) ...
www.freshpatents.com/Interconnect-structure-of-a-chip-and-a-configuration-method-thereof-dt20050915ptan20... - 23k - [Cached](#) - [Similar pages](#)

Patentee Index

Lee, Jae-Wook; to Samsung Electronics Co., Ltd. **Power** control method for a mobile station ... **Lin, Shi-Tron**; and Chen, Wei-Fan, to Winbond Electronics Corp. ...
www1.uspto.gov/web/patents/patog/week11/OG/patentee/alphaL.htm - 123k - [Cached](#) - [Similar pages](#)

Patentee Index

Chan, David Y.; Bradley, Roger M.; and **Power**, John J., to Leviton Manufacturing Co., ... **Lin, Shi-Tron**; and Chen, Wei-Fan 07012307 Cl. 257-360. ...
www1.uspto.gov/web/patents/patog/week11/OG/patentee/alphaC_Utility.htm - 130k - [Cached](#) - [Similar pages](#)

Electrostatic discharge protection circuit - usptntsv

Inventors: **Lin**; Shi-Tron (Taipei, TW); Chen; Wei-Fan (Taichung, TW); ... source region 208 can be coupled through layer 218 to A second **power** bus, eg, ...
www.uspatentserver.com/686/6864536_c.html - 52k - Supplemental Result - [Cached](#) - [Similar pages](#)

In order to show you the most relevant results, we have omitted some entries very similar to the 5 already displayed.

If you like, you can repeat the search with the omitted results included.

Try your search again on [Google Book Search](#)

Free! Speed up the web. [Download the Google Web Accelerator](#).

lin shi-tron interconnect power

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

[Sign in](#)

Google [Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

[Advanced Search](#)
[Preferences](#)

Web Results **1 - 10** of about **14,400** for **configuring interconnect power bus lines automatic place route pa**

[\[PDF\] Floating-Point Sparse Matrix-Vector Multiply for FPGAs pdfauthor](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Further, **sparse parallel** algorithms often take ad- vantage of matrix locality to perform ... so that **interconnect** latency does not limit the clock cycle ...

www.cs.caltech.edu/research/ic/pdf/smvm_fpga2005.pdf - [Similar pages](#)

[Hierarchical general interconnect architecture for high density ...](#)

Such general **interconnect lines** can be assigned by **place-and-route** ... quickly (and/or low-**power** wise) couple the registered signals back, by way of **bus 431** ...

www.freepatentsonline.com/7000212.html - 117k - [Cached](#) - [Similar pages](#)

[Three bus server architecture with a legacy PCI bus and mirrored I ...](#)

In an embodiment, the INT A **line** of each PCI **slot** may be wired to a separate ... **Power** control 1524 is connected via signal **lines** 1520 and 1522 to **bus** 1510. ...

www.freepatentsonline.com/6253334.html - 174k - [Cached](#) - [Similar pages](#)

[[More results from www.freepatentsonline.com](#)]

[TITLES TO 2700 SOFTWARE PATENTS ISSUED IN 1992 and 1993 Greg ...](#)

... product development Optimizing **automatic place** and **route** layout for full ... **lines** for providing access to data communication **bus** Recognizing program ...

lpf.ai.mit.edu/Patents/abstracts/2700-list - 222k - [Cached](#) - [Similar pages](#)

[JCST-Vol.20, No.2, March 2005 abstract](#)

The recent developments of floorplanning and **placement, interconnect** ... CMOS technology based on the **automatic** placing and **routing** flow with the help of ...

www.ict.ac.cn/jcst/cone/cone52.html - 119k - [Cached](#) - [Similar pages](#)

[ICCAD 2000 Abstracts](#)

Coupling effects between on-chip **interconnects** must be addressed in ultra deep submicron VLSI and system-on-a-chip (SoC) designs. A new low-**power bus** ...

www.sigda.org/.../iccad/iccad2000/papers/

2000/iccad00/htmfiles/sun_sgi/frames/iccadabs.htm - 133k - [Cached](#) - [Similar pages](#)

[Microsoft Windows 2000 Professional Glossary](#)

The change journal exists on the volume as a **sparse** file. ... **Configuring** a default gateway creates a default **route** in the IP **routing** table. ...

www.microsoft.com/technet/prodtechnol/windows2000pro/reskit/progloss.mspx - 207k -

[Cached](#) - [Similar pages](#)

[SIGDA, DATE 2004, Abstracts](#)

Design of **Routing-Constrained Low Power** Scan Chains [p. ... Some **bus interconnects** now provide configurable structures to meet this requirement of an SoC ...

date.eda-online.co.uk/proceedings/papers/2004/date04/htmfiles/frames/dateabs.htm - 294k

- [Cached](#) - [Similar pages](#)

[\[PDF\] Sun StorEdge 6120 Array Installation Guide](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Connecting the **Power** Cables 24. FIGURE 4-4. **Routing** the **Power** Cable 24. FIGURE 4-5.

Sun StorEdge 6120 Array, 1x1 Configuration 25. FIGURE 4-6. **Interconnect** ...